100 lines
2.5 KiB
C
100 lines
2.5 KiB
C
|
// SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2012-2014, NVIDIA CORPORATION. All rights reserved.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/bug.h>
|
||
|
|
#include <linux/device.h>
|
||
|
|
#include <linux/kernel.h>
|
||
|
|
|
||
|
|
#include <soc/tegra/fuse.h>
|
||
|
|
|
||
|
|
#include "fuse.h"
|
||
|
|
|
||
|
|
#define CPU_SPEEDO_LSBIT 20
|
||
|
|
#define CPU_SPEEDO_MSBIT 29
|
||
|
|
#define CPU_SPEEDO_REDUND_LSBIT 30
|
||
|
|
#define CPU_SPEEDO_REDUND_MSBIT 39
|
||
|
|
#define CPU_SPEEDO_REDUND_OFFS (CPU_SPEEDO_REDUND_MSBIT - CPU_SPEEDO_MSBIT)
|
||
|
|
|
||
|
|
#define SOC_SPEEDO_LSBIT 40
|
||
|
|
#define SOC_SPEEDO_MSBIT 47
|
||
|
|
#define SOC_SPEEDO_REDUND_LSBIT 48
|
||
|
|
#define SOC_SPEEDO_REDUND_MSBIT 55
|
||
|
|
#define SOC_SPEEDO_REDUND_OFFS (SOC_SPEEDO_REDUND_MSBIT - SOC_SPEEDO_MSBIT)
|
||
|
|
|
||
|
|
#define SPEEDO_MULT 4
|
||
|
|
|
||
|
|
#define PROCESS_CORNERS_NUM 4
|
||
|
|
|
||
|
|
#define SPEEDO_ID_SELECT_0(rev) ((rev) <= 2)
|
||
|
|
#define SPEEDO_ID_SELECT_1(sku) \
|
||
|
|
(((sku) != 20) && ((sku) != 23) && ((sku) != 24) && \
|
||
|
|
((sku) != 27) && ((sku) != 28))
|
||
|
|
|
||
|
|
enum {
|
||
|
|
SPEEDO_ID_0,
|
||
|
|
SPEEDO_ID_1,
|
||
|
|
SPEEDO_ID_2,
|
||
|
|
SPEEDO_ID_COUNT,
|
||
|
|
};
|
||
|
|
|
||
|
|
static const u32 __initconst cpu_process_speedos[][PROCESS_CORNERS_NUM] = {
|
||
|
|
{315, 366, 420, UINT_MAX},
|
||
|
|
{303, 368, 419, UINT_MAX},
|
||
|
|
{316, 331, 383, UINT_MAX},
|
||
|
|
};
|
||
|
|
|
||
|
|
static const u32 __initconst soc_process_speedos[][PROCESS_CORNERS_NUM] = {
|
||
|
|
{165, 195, 224, UINT_MAX},
|
||
|
|
{165, 195, 224, UINT_MAX},
|
||
|
|
{165, 195, 224, UINT_MAX},
|
||
|
|
};
|
||
|
|
|
||
|
|
void __init tegra20_init_speedo_data(struct tegra_sku_info *sku_info)
|
||
|
|
{
|
||
|
|
u32 reg;
|
||
|
|
u32 val;
|
||
|
|
int i;
|
||
|
|
|
||
|
|
BUILD_BUG_ON(ARRAY_SIZE(cpu_process_speedos) != SPEEDO_ID_COUNT);
|
||
|
|
BUILD_BUG_ON(ARRAY_SIZE(soc_process_speedos) != SPEEDO_ID_COUNT);
|
||
|
|
|
||
|
|
if (SPEEDO_ID_SELECT_0(sku_info->revision))
|
||
|
|
sku_info->soc_speedo_id = SPEEDO_ID_0;
|
||
|
|
else if (SPEEDO_ID_SELECT_1(sku_info->sku_id))
|
||
|
|
sku_info->soc_speedo_id = SPEEDO_ID_1;
|
||
|
|
else
|
||
|
|
sku_info->soc_speedo_id = SPEEDO_ID_2;
|
||
|
|
|
||
|
|
val = 0;
|
||
|
|
for (i = CPU_SPEEDO_MSBIT; i >= CPU_SPEEDO_LSBIT; i--) {
|
||
|
|
reg = tegra_fuse_read_spare(i) |
|
||
|
|
tegra_fuse_read_spare(i + CPU_SPEEDO_REDUND_OFFS);
|
||
|
|
val = (val << 1) | (reg & 0x1);
|
||
|
|
}
|
||
|
|
val = val * SPEEDO_MULT;
|
||
|
|
pr_debug("Tegra CPU speedo value %u\n", val);
|
||
|
|
|
||
|
|
for (i = 0; i < (PROCESS_CORNERS_NUM - 1); i++) {
|
||
|
|
if (val <= cpu_process_speedos[sku_info->soc_speedo_id][i])
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
sku_info->cpu_process_id = i;
|
||
|
|
|
||
|
|
val = 0;
|
||
|
|
for (i = SOC_SPEEDO_MSBIT; i >= SOC_SPEEDO_LSBIT; i--) {
|
||
|
|
reg = tegra_fuse_read_spare(i) |
|
||
|
|
tegra_fuse_read_spare(i + SOC_SPEEDO_REDUND_OFFS);
|
||
|
|
val = (val << 1) | (reg & 0x1);
|
||
|
|
}
|
||
|
|
val = val * SPEEDO_MULT;
|
||
|
|
pr_debug("Core speedo value %u\n", val);
|
||
|
|
|
||
|
|
for (i = 0; i < (PROCESS_CORNERS_NUM - 1); i++) {
|
||
|
|
if (val <= soc_process_speedos[sku_info->soc_speedo_id][i])
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
sku_info->soc_process_id = i;
|
||
|
|
}
|