40 lines
711 B
Plaintext
40 lines
711 B
Plaintext
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2020 thingy.jp.
|
||
|
|
* Author: Daniel Palmer <daniel@thingy.jp>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "mstar-infinity.dtsi"
|
||
|
|
|
||
|
|
&cpu0_opp_table {
|
||
|
|
opp-1000000000 {
|
||
|
|
opp-hz = /bits/ 64 <1000000000>;
|
||
|
|
opp-microvolt = <1000000>;
|
||
|
|
clock-latency-ns = <300000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
opp-1200000000 {
|
||
|
|
opp-hz = /bits/ 64 <1200000000>;
|
||
|
|
opp-microvolt = <1000000>;
|
||
|
|
clock-latency-ns = <300000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&cpus {
|
||
|
|
cpu1: cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
||
|
|
reg = <0x1>;
|
||
|
|
clocks = <&cpupll>;
|
||
|
|
clock-names = "cpuclk";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&riu {
|
||
|
|
smpctrl: smpctrl@204000 {
|
||
|
|
reg = <0x204000 0x200>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|